REMARKS

This amendment is in response to the Office Action dated May 23, 2007. Claims 1-20 are pending. The objection to the claims has been addressed by this amendment. Applicants respectfully request reconsideration of the application in view of the following remarks submitted in support thereof.

Rejections under 35 U.S.C. § 102 and 103:

Claims 1, 8, and 14 were rejected under 102(e) as being anticipated by U.S. Patent No. 7,130,312 to Amagai et al. This rejection is respectfully traversed.

Claim 1 includes the feature of defining a pipeline of processors, among others. The Examiner asserts that Figure 7 of Amagai discloses this feature. Applicants respectfully request that this rejection be removed as Amagai discloses a single processor (CPU 11 of Figure 2) where different embodiments of packet processing methods occur (see column 12 lines 1-15). The Examiner asserts that a pipeline of processors in communication with a CPU is disclosed by the pipeline timing sequence for a pipeline operation of a single CPU of Figure 7. Further, the Examiner asserts that three processes denoted by timing sequences X, Y, and Z, disclose a pipeline of processors. If this rejection is maintained, Applicants respectfully request that the Examiner elaborate as to how a timing sequence discloses a pipeline of processors of the present application. Claims 8 and 14 specify a plurality of processors arranged in a pipeline architecture. The Examiner has conclusorily asserted that the timing sequence of Figure 7 discloses this structure and has provided no analysis as to how a timing sequence discloses a plurality of pipelined processors. Furthermore, Amagai is for a single processor as mentioned above, whereas the present claims are directed to a plurality of processors that are pipelined. Applicants respectfully request that this rejection

PATENT

Appln. No. 10/718,270

Amendment dated May 23, 2007

Office action of November 23, 2007

be removed unless the Examiner provides some articulated reasoning as to how a timing

diagram for a single CPU discloses an architecture for a pipelined processors.

Claims 6, 7,13, and 18-20 were rejected under 103 as being unpatentable over

Amagai in view of by U.S. Patent Application No. 7,185,153 to Chandra et al. This rejection

is respectfully traversed as the priority date for the present application is December 12, 2002,

which predates the December 18, 2003 filing date of Chandra.

A Notice of Allowance is respectfully requested. If the Examiner has any questions

concerning the present Amendment, the Examiner is kindly requested to contact the

undersigned at (408) 774-6921. If any other fees are due in connection with filing this

Amendment, the Commissioner is also authorized to charge Deposit Account No. 50-0805

(Order No. ADAPP236). A duplicate copy of the transmittal is enclosed for this purpose.

Respectfully submitted,

MARTINE PENILLA & GENCARELLA, LLP

Michael L. Gencarella, Esq.

Reg. No. 44,703

710 Lakeway Drive, Suite 200

Sunnyvale, CA 94085

Telephone: (408) 749-6900

Facsimile: (408) 749-6901

Customer No. 25920

8